A high density 4 kA/cm/sup 2/ Nb integrated circuit process

Kerber, G.L.; Abelson, L.A.; Leung, M.; Herr, Q.P.; Johnson, Mark W.

doi:10.1109/77.919530

Cited by 28 publications

(14 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…The circuit was fabricated in TRW's standard 4 kA/cm Nb IC process [9], [10]. In test, signals traversed two differentialcoupled circuits; the first went from chip ground to a floating ground island and the second went from the island back to chip ground.…”

Section: B Testmentioning

confidence: 99%

See 1 more Smart Citation

Differential SFQ transmission using either inductive or capacitive coupling

Johnson¹,

Herr²,

Durand³

et al. 2003

IEEE Trans. Appl. Supercond.

Self Cite

View full text Add to dashboard Cite

The bias current requirement for RSFQ circuits is about an ampere per thousand gates. High current increases the thermal load of cables into the cryostat, produces undesirable currents and fields on-chip, and makes efficient power supply difficult. Series-biasing has been proposed, whereby the circuit is divided into blocks powered in series. This requires floating ground planes for each block, and differential signal propagation across ground plane boundaries where the blocks communicate. We have demonstrated transmission of pseudo-random data across a differential link using two distinct approaches, based on magnetic and capacitive coupling. For each circuit, we have measured data rates up to 30 Gb/s and bit error rates down to 10 10 . Bit error rates extrapolate to lower values. Inductive coupling was implemented in TRW's 4 kA/cm 2 Nb process, capacitive coupling in TRW's 8 kA/cm 2 process.

show abstract

Section: B Testmentioning

confidence: 99%

“…According to TRW's standard process [9], [10], the capacitors are formed by anodization of the ground plane. The junction base electrode then forms the upper capacitor electrode.…”

Section: A Designmentioning

confidence: 99%

Differential SFQ transmission using either inductive or capacitive coupling

Johnson¹,

Herr²,

Durand³

et al. 2003

IEEE Trans. Appl. Supercond.

Self Cite

View full text Add to dashboard Cite

show abstract

“…Both the integrated circuit ͑IC͒ chip and the carrier were fabricated at TRW according to standard Nb processes, 14,15 except that the junction critical current density was doubled to 8 kA/cm 2 . The circuit conforms to rather modest design rules that have a 1.25 m minimum Josephson junction diameter.…”

Section: High Speed Data Link Between Digital Superconductor Chipsmentioning

confidence: 99%

High speed data link between digital superconductor chips

Herr¹,

Smith²,

Wire³

2002

Applied Physics Letters

View full text Add to dashboard Cite

Superconductor digital devices using single-flux-quantum (SFQ) data encoding offer higher speed at lower power than any other integrated circuit technology. For this very reason, interconnect is challenging. We report SFQ data transfer between chips flip chip mounted on a passive microstrip carrier. The flip-chip structure achieves bandwidths greater than 250 GHz. Unlike previous designs, our signal lines are terminated at both ends; this is accomplished using a driver that produces a double-flux-quantum signal. We measured the circuit for pseudorandom data in the range of 10–60 Gb/s. Bit error rates are measured down to 1E−10 and extrapolate to negligible values. The signal power on the microstrip is only 30 nW at 60 Gb ps.

show abstract

“…1 ' 2 Circuit-level computer-aided design (CAD) and testing tools have been developed to cope with challenges of practical low & medium-scale RSFQ chip design and testing. 3,4 ' 5 ' 6 A new 4 kA/cm 2 , 1.75-^m Nb/AlOx/Nb Josephson junction technology developed by TRW, Inc. 7 has allowed reproducible fabrication of relatively large chips containing tens of thousands junctions with tolerable variations of their technological parameters. The final contribution has come from the architectural and design studies of the SPELL RSFQ processors for a petaflops-scale system within the HTMT project.…”

Section: Introductionmentioning

confidence: 99%

Architecture and Design of an 8-Bit Flux-1 Superconductor RSFQ Microprocessor

Dorojevets

2003

Frontiers in Electronics

View full text Add to dashboard Cite

A high density 4 kA/cm/sup 2/ Nb integrated circuit process

Cited by 28 publications

References 10 publications

Differential SFQ transmission using either inductive or capacitive coupling

Differential SFQ transmission using either inductive or capacitive coupling

High speed data link between digital superconductor chips

Architecture and Design of an 8-Bit Flux-1 Superconductor RSFQ Microprocessor

Contact Info

Product

Resources

About