2022
DOI: 10.1007/978-3-031-15063-0_24
|View full text |Cite
|
Sign up to set email alerts
|

A High-Performance FPGA-Based Feature Engineering Architecture for Intrusion Detection System in SDN Networks

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 12 publications
0
1
0
Order By: Relevance
“…This representation compares well with similar schemes suggested in the literature concerning numerous metrics such as attack detection rate, detection accuracy, false positive rate, switch error rate, packet loss rate, response time, and CPU utilization will comparing the framework performs better. Bao et al [25] developed and integrated a powerful machine learningbased SDN for network intrusion detection systems (NIDS). Research outcomes express that the planned design occupies about 23% of DSP hardware resources and 16% of FFs, LUTs, and BRAMs.…”
Section: Literature Surveymentioning
confidence: 99%
“…This representation compares well with similar schemes suggested in the literature concerning numerous metrics such as attack detection rate, detection accuracy, false positive rate, switch error rate, packet loss rate, response time, and CPU utilization will comparing the framework performs better. Bao et al [25] developed and integrated a powerful machine learningbased SDN for network intrusion detection systems (NIDS). Research outcomes express that the planned design occupies about 23% of DSP hardware resources and 16% of FFs, LUTs, and BRAMs.…”
Section: Literature Surveymentioning
confidence: 99%