A High-Performance Hardware Implementation of the H.264 Simplified 8x8 Transformation and Quantization

Amer, Ihab; Badawy, W.; Jullien, G.A.

doi:10.1109/icassp.2005.1415610

Cited by 27 publications

(21 citation statements)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…A design to support the 4x4 transform and quantization of H.264 has been presented in [19]. The 8x8 transform and quantization for H.264 is presented in [20] and [21]. Several other designs based on H.264 codec have been reported in [22][23][24][25][26][27].…”

Section: Previous Workmentioning

confidence: 99%

See 1 more Smart Citation

A Cost-Shared Quantization Algorithm and Its Implementation for Multi-Standard Video Codecs

Das

Wahid

2013

Circuits Syst Signal Process

View full text Add to dashboard Cite

The current trend of digital convergence creates the need for the video encoder and decoder system, known as codec in short, that should support multiple video standards on a single platform. In a modern video codec, quantization is a key unit used for video compression. In this thesis, a generalized quantization algorithm and hardware implementation is presented to iii ACKNOWLEDGMENTSThe work presented in this thesis has been carried out at the

show abstract

Section: Previous Workmentioning

confidence: 99%

“…The authors of [21] present 8x8 transform and quantization of H.264 standard. The architecture is designed to perform pipelined operation which has mainly three units, (i) transform unit, (ii) QP processing unit and (iii) quantization unit.…”

Section: Performance Comparison Of the Transform-quantizermentioning

confidence: 99%

A Cost-Shared Quantization Algorithm and Its Implementation for Multi-Standard Video Codecs

Das

Wahid

2013

Circuits Syst Signal Process

View full text Add to dashboard Cite

show abstract

“…One of the first papers (Amer et al, 2005) related to this matter was the FPGA pipelined implementation of a simplified 8×8 transform and quantization. Another FPGA implementation of an algebraic integer quantization approach to computing the 8×8 TRANSFROM was presented in (Wahid et al, 2006).…”

Section: Forward and Inverse 8×8 Transformmentioning

confidence: 99%

“…Moreover, all of them work in 8-bit bit-depth and further bits are not considered. (Amer et al, 2005) presented a simple forward quantizer FPGA design to be run o n a D i g i t a l S i g n a l P r o c e s s o r . ( W a h i d e t al., 2006) proposed an Algebraic Integer Quantization to reduce the complexity of the quantization and rescaling parameters required for the H.264.…”

Section: Quantization and Rescalingmentioning

confidence: 99%

Variable Bit-Depth Processor for 8×8 Transform and Quantization Coding in H.264/AVC

Ruiz¹,

Michell²

2011

Recent Advances on Video Coding

View full text Add to dashboard Cite

“…A design to support the 4 × 4 transform and quantization of H.264 has been presented in [2]. The 8 × 8 transform and quantization for H.264 is presented in [3] and [4]. Several other designs based on H.264 codec have been reported in [5][6][7][8][9][10].…”

Section: Introductionmentioning

confidence: 99%

Division-Free Multiquantization Scheme for Modern Video Codecs

Das

Mostafa

Wahid

2012

Advances in Multimedia

View full text Add to dashboard Cite

The current trend of digital convergence leads to the need of the video encoder/decoder (codec) that should support multiple video standards on a single platform as it is expensive to use dedicated video codec chip for each standard. The paper presents a high performance circuit shared architecture that can perform the quantization of five popular video codecs such as H.264/AVC, AVS, VC-1, MPEG-2/4, and JPEG. The proposed quantizer architecture is completely division-free as the division operation is replaced by shift and addition operations for all the standards. The design is implemented on FPGA and later synthesized in CMOS 0.18 µm technology. The results show that the proposed design satisfies the requirement of all five codecs with a maximum decoding capability of 60 fps at 187 MHz on Xilinx FPGA platform for 1080 p HD video.

show abstract

A High-Performance Hardware Implementation of the H.264 Simplified 8x8 Transformation and Quantization

Cited by 27 publications

References 13 publications

A Cost-Shared Quantization Algorithm and Its Implementation for Multi-Standard Video Codecs

A Cost-Shared Quantization Algorithm and Its Implementation for Multi-Standard Video Codecs

Variable Bit-Depth Processor for 8×8 Transform and Quantization Coding in H.264/AVC

Division-Free Multiquantization Scheme for Modern Video Codecs

Contact Info

Product

Resources

About