A high-performance oscillator based on RF MEMS resonator and low-noise sustaining circuit for timing applications

Zhao, Jiachang; Yuan, Quan; Sun, Haibin; Yang, Jinling; Sun, Liangling

doi:10.1587/elex.15.20180395

Cited by 2 publications

(1 citation statement)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The results show that the processing time is less than 10s. The time drift is less than 1us during updating, when we assume that the clock drift is 100ns per second [35]. The threshold is mainly related to minimum gap between the generated time and the triggered time for a time-triggered message (it is 0.1ms in experiments).…”

Section: B Experiments Verification 1) Mechanism Verificationmentioning

confidence: 99%

Enhancing Real-Time and Determinacy for Network-Level Schedule in Distributed Mixed-Critical System

Huagang

et al. 2020

IEEE Access

View full text Add to dashboard Cite

Time-triggered Ethernet (TTE) is designed as a deterministic real-time network for mixed-critical real-time systems, such as industrial automation, aerospace, and aviation. Due to asynchrony between tasks and the network in end systems (ESes), time-triggered (TT) messages have to spend uncertain time in waiting for being scheduled after they are generated. The waiting time uncertainly increases end to end delays for TT messages and will degrade the real-time and determinacy of TT messages sequentially. The contribution of this paper is to present a new architecture SDTTE to minimize the end to end delays, so as to enhance real-time and determinacy of TT messages. More specifically, a frame-based network model is built to describe distributed network resources. Under the network model, the end to end delay model with asynchrony between tasks and the network is analyzed. To match the generated time with the triggered time for TT messages, the triggered mechanism of the TT traffic in ESes is regarded as event strategy to detect the generated time of TT messages automatically. Based on this, the software defined TTE (SDTTE) is presented to optimize TT schedule online in switches. Furthermore, a simplified algorithm based on Satisfiability Modulo Theories (SMT) is proposed to satisfy real-time computing requirements. Finally, experiments with three network sizes verify the availability of SDTTE and analyze its performance. The results show that end to end delays for TT messages in SDTTE are decreased by about 95% compared with those in TTE. And the delays for rate-constrained and best-effort messages in SDTTE are almost as well as those in TTE. The processing time is less than 10s. In general, SDTTE provides a method to optimize end to end delays for TT messages in TTE, thus SDTTE has more determinacy and real-time than TTE. Meanwhile, SDTTE makes dynamic reconfiguration possible in practice. INDEX TERMS End to end delay, determinacy, real-time, software defined network, time-triggered ethernet.

show abstract

Section: B Experiments Verification 1) Mechanism Verificationmentioning

confidence: 99%