2018
DOI: 10.1049/cje.2017.11.013
|View full text |Cite
|
Sign up to set email alerts
|

A High‐Performance RSA Coprocessor Based on Half‐Carry‐Save and Dual‐Core MAC Architecture

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 14 publications
0
1
0
Order By: Relevance
“…Ref. [22] introduces the half-carry-save form to reduce the bit width of the operand in the CPA, thereby reducing the delay of the critical path. However, it still has the problem of a long carry chain compared with the redundant number system, so it cannot achieve a good performance in a lower area.…”
Section: Results and Comparisonsmentioning
confidence: 99%
“…Ref. [22] introduces the half-carry-save form to reduce the bit width of the operand in the CPA, thereby reducing the delay of the critical path. However, it still has the problem of a long carry chain compared with the redundant number system, so it cannot achieve a good performance in a lower area.…”
Section: Results and Comparisonsmentioning
confidence: 99%