2004 IEEE International Conference on Semiconductor Electronics 2004
DOI: 10.1109/smelec.2004.1620839
|View full text |Cite
|
Sign up to set email alerts
|

A high-speed direct bootstrapped CMOS Schmitt trigger circuit

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Year Published

2008
2008
2015
2015

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 3 publications
0
3
0
Order By: Relevance
“…It is used in analog and digital circuit as to convert irregular time varying signal to a perfect shape (or) square wave to solve noise problem. This circuit is broadly designed in different fashion in order to operate the load with fast switching, low power dissipation and low supply voltage, especially for the high capacitive load problem [2], and it consist two states like other multi-vibrators. Its output state depends on the input state, and will change only when the input voltage cross a certain pre-defined voltage.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…It is used in analog and digital circuit as to convert irregular time varying signal to a perfect shape (or) square wave to solve noise problem. This circuit is broadly designed in different fashion in order to operate the load with fast switching, low power dissipation and low supply voltage, especially for the high capacitive load problem [2], and it consist two states like other multi-vibrators. Its output state depends on the input state, and will change only when the input voltage cross a certain pre-defined voltage.…”
Section: Introductionmentioning
confidence: 99%
“…lower switching threshold voltage. The voltage difference between the upper switching threshold voltage and lower switching threshold is called as hysteresis voltage [1][2][3][4]. Schmitt trigger is implemented with the help of operational amplifier (op-amp) by connecting two current limiting resistors in closed loop path (positive feedback).But this arrangement is not suitable for the integration circuit in CMOS (Complementary Metal Oxide Semiconductor) technology due to (a) high gain of op-amp, (b) current limiting resistor values, (c) area utilization of the resistor is poor [7].…”
Section: Introductionmentioning
confidence: 99%
“…Beside that this circuit is widely design in various styles in order to drive the load with fast switching, low power dissipation and low-supply voltage, especially for high capacitive load problem [1].…”
Section: Introductionmentioning
confidence: 99%