A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC

Abstract

Many digital signal processing applications require a channelizer capable of moving sections of the incoming spectrum to baseband quickly and efficiently with minimal spectral leakage and signal distortion. We report the design and implementation of a 4 GHz, 4096-branch, 8-tap, 2/1 oversampled polyphase channelizer implemented on a Xilinx RFSoC. The open-source design consists of only IP cores created using Vivado HLS (C++) and IP cores available in Vivado HLx and System Generator versions 2019.1+. The channelizer was tested using a PYNQ overlay and Jupyter Notebook (Python) hosted on the RFSoC embedded CPU. The design uses 24% of the LUTs, 9% of the DSP48s, and 11% of the BRAMs on the ZCU111 RFSoC evaluation board and meets timing constraints at 512 MHz. The oversampled polyphase channelizer suppresses spectral image components below −60 dB. This design provides the first example of an oversampled polyphase channelizer running on a system on a chip architecture created without direct use of hardware description language. The presented approach leverages high-level design tools and includes source code which can be readily adapted by other researchers and development teams without the need for specialist knowledge in high-performance FPGA design. INDEX TERMS Adaptive computing systems with FPGA components, array signal processing, filter bank theory and design, high-level synthesis, high-performance computing and communication systems, ultra-wideband (UWB) communications.

Classification of LoRa Signals With Real-Time Validation Using the Xilinx Radio Frequency System-on-Chip

“…Its key benefit being that data can be decimated prior to being filtered, allowing lower-throughput filter designs to be used. A good overview of the technique is given in [38]. In our implementation, we use a Hanning window with 256 taps as our prototype filter.…”

SVM-Based Switching Filter Hardware Design for Mixed Noise Reduction in Digital Images Using High-Level Synthesis Tools

“…Moreover, these custom designs are not flexible enough to be tailored for different filtering scenarios or easily enhanced. There has been a growing trend in hardware design community to use high-level synthesis tools for design entry (Bilal, 2019;Smith et al, 2021). This approach not only reduces the development time but also makes the design more accessible to other researchers and practitioners.…”