21st International Conference on VLSI Design (VLSID 2008) 2008
DOI: 10.1109/vlsi.2008.118
|View full text |Cite
|
Sign up to set email alerts
|

A Jitter Reduction Circuit Using Autocorrelation for Phase-Locked Loops and Serializer-Deserializer (SERDES) Circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2014
2014
2022
2022

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
references
References 7 publications
0
0
0
Order By: Relevance