A lifetime-aware mapping algorithm to extend MTTF of Networks-on-Chip

Huang, Letian; Chen, Shuyu; Wu, Qiong; Ebrahimi, Masoumeh; Wang, Junshi; Jiang, Shuyan; Li, Qiang

doi:10.1109/aspdac.2018.8297297

Cited by 8 publications

(1 citation statement)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The mapping and clustering algorithms should be designed in such a way that to reduce the overall data communication, packet latency, and power consumption. Different mapping and clustering algorithms have been introduced so far in the area of many-core systems [40] [41]. However, it has been few contributions investigating the mapping of ANN applications into the NoC-based platform.…”

Section: Noc Design Parameters In Ann/dnn Acceleratorsmentioning

confidence: 99%

NoC-based DNN accelerator

Chen

Ebrahimi

Wang

et al. 2019

Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip

Self Cite

View full text Add to dashboard Cite

Deep Neural Networks (DNN) have shown significant advantages in many domains such as pattern recognition, prediction, and control optimization. The edge computing demand in the Internet-of-Things era has motivated many kinds of computing platforms to accelerate the DNN operations. The most common platforms are CPU, GPU, ASIC, and FPGA. However, these platforms suffer from low performance (i.e., CPU and GPU), large power consumption (i.e., CPU, GPU, ASIC, and FPGA), or low computational flexibility at runtime (i.e., FPGA and ASIC). In this paper, we suggest the NoC-based DNN platform as a new accelerator design paradigm. The NoC-based designs can reduce the off-chip memory accesses through a flexible interconnect that facilitates data exchange between processing elements on the chip. We first comprehensively investigate conventional platforms and methodologies used in DNN computing. Then we study and analyze different design parameters to implement the NoC-based DNN accelerator. The presented accelerator is based on mesh topology, neuron clustering, random mapping, and XY-routing. The experimental results on LeNet, Mo-bileNet, and VGG-16 models show the benefits of the NoC-based DNN accelerator in reducing off-chip memory accesses and improving runtime computational flexibility.

show abstract

Section: Noc Design Parameters In Ann/dnn Acceleratorsmentioning

confidence: 99%