2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC) 2017
DOI: 10.1109/aspdac.2017.7858361
|View full text |Cite
|
Sign up to set email alerts
|

A local reconfiguration based scalable fault tolerant many-processor array

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2020
2020
2020
2020

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 24 publications
0
2
0
Order By: Relevance
“…Techniques based on redundancy are widely used in fault tolerance; Such as N-tuple modular redundancy (e.g. TMR), 3,4 reconfiguration, 5,6 quadded logic, 7 interwoven redundancy logic, 8 etc. 9,10 However, in nanocomputers, since the faulty components are ubiquitous in space and time, it is hard to achieve high fault tolerance with these techniques alone.…”
Section: R E T R a C T E Dmentioning
confidence: 99%
“…Techniques based on redundancy are widely used in fault tolerance; Such as N-tuple modular redundancy (e.g. TMR), 3,4 reconfiguration, 5,6 quadded logic, 7 interwoven redundancy logic, 8 etc. 9,10 However, in nanocomputers, since the faulty components are ubiquitous in space and time, it is hard to achieve high fault tolerance with these techniques alone.…”
Section: R E T R a C T E Dmentioning
confidence: 99%
“…Hence, how to build reliable systems out of unreliable components is an inevitable problem. In order to solve this problem, scholars have investigated several redundant fault-tolerant techniques, such as N-tuple modular redundancy (e.g., triple modular redundancy) [9,10] and reconfiguration [11][12][13]. However, these techniques do not yield high fault tolerance for nanocomputers due to the extreme high devices' density and the high percentage of faulty components.…”
Section: Introductionmentioning
confidence: 99%