2019 IEEE Custom Integrated Circuits Conference (CICC) 2019
DOI: 10.1109/cicc.2019.8780244
|View full text |Cite
|
Sign up to set email alerts
|

A Low Cost 100 MHz 2-Stage PSiP and Evolution to a Co-Packaged/Fully-Integrated Voltage Regulator for SoC Power Delivery

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
8
0

Year Published

2023
2023
2025
2025

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(8 citation statements)
references
References 17 publications
0
8
0
Order By: Relevance
“…Similar to Section II-A, ω 0 calculations assume the gain of the highest order of the filter transfer function in (12) for nth harmonic as follows:…”
Section: B 4thres Low-pass Filtermentioning
confidence: 99%
See 2 more Smart Citations
“…Similar to Section II-A, ω 0 calculations assume the gain of the highest order of the filter transfer function in (12) for nth harmonic as follows:…”
Section: B 4thres Low-pass Filtermentioning
confidence: 99%
“…The considered converter steady-state specifications for this study are listed in Table I, which are typical of point-of-load converter requirements for an intermediate step-down stage, which then is followed by a second stage with tighter output voltage regulation as shown in [1], [12], and [16] for IVR application. The basic buck converter second-order output filter in Fig.…”
Section: Design Studymentioning
confidence: 99%
See 1 more Smart Citation
“…This miniaturizes switches and inductors that primarily dominate the system size and weight. As a result, the integration level has evolved into a 3D stacked power supply (3D-SPS, discrete switch and discrete inductor), power supply in package (PSiP, integrated switch and discrete inductor), and power supply on chip (PwrSoC, integrated switch and integrated inductor) [5][6][7]. These integration levels differentiate in switching frequency and power rate and applications, as shown in Table 1.…”
Section: Introductionmentioning
confidence: 99%
“…Determining the number of phases for optimized overall inductor density is essential, especially for size-sensitive applications such as converters employing on-chip and copackaged inductors, as in [5] (1-4 phases), [6] (1-8 phases), [7] (1-4 phases), and [8] (16 phases). The interleaved buck has been widely investigated for various converter specifications and packaging technologies, e.g., [9], [10], [11], [12], [13], [14].…”
mentioning
confidence: 99%