First International Symposium on Networks-on-Chip (NOCS'07) 2007
DOI: 10.1109/nocs.2007.4
|View full text |Cite
|
Sign up to set email alerts
|

A Low-Latency and Low-Power Hybrid Insertion Methodology for Global Interconnects in VDSM Designs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2011
2011
2011
2011

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 14 publications
0
0
0
Order By: Relevance