A Low-Phase-Noise Self-Aligned Sub-Harmonically Injection-Locked PLL Using Aperture Phase Detector-Based DLL Windowing Technique

Abstract

This paper proposes a self-aligned sub-harmonically injection locked phase locked loop (SILPLL) in 180-nm Semi Conductor Laboratory (SCL) CMOS technology. In this work, an aperture phase detector (APD) based delay locked loop (DLL) with windowing technique is proposed to dynamically align the injection timing of pulse with the rising edge of sub-harmonically injection locked voltage controlled oscillator. In contrast to classical self-aligned SILPLL, this work replaces the commonly deployed tri-state based phase frequency detector (PFD) in DLL by an APD, which becomes active over a pulse-window. The APD deployed in DLL reduces the in-band phase noise due to the charge pump by 12 dBc at 200 KHz offset in comparison with the classical self-aligned DLL. A detailed mathematical model of the self-aligned injection with noise sources is presented for the proposed architecture. Additionally, this work includes noise analysis with the effect of different design aspects such as locking range, and realignment factor. The proposed architecture operates at 1.8 GHz output frequency, and the simulated phase noise is −120.6 dBc/Hz at 1 MHz offset with an integrated root-mean-square jitter of 0.96 ps from 10 kHz to 30 MHz. The implemented PLL consumes 6.6 mW from 1.8 V power supply.INDEX TERMS Aperture phase detector (APD), delay locked loop (DLL), sub-harmonically injection locked phase locked loop (SILPLL), self-aligned injection timing.

Optimisation and Performance Computation of a Phase Frequency Detector Module for IoT Devices

“…A phase frequency detector (PFD) is a fundamental component in digital and analogue systems [8][9], primarily used in phase-locked loops (PLLs) and frequency synthesisers [10]. Its primary function is to compare the phase difference between the two input signals and generate an output voltage [11].…”

Novel six‐phase ring voltage controlled oscillator with wide frequency tuning range

“…1 For example, phase locked loops (PLLs) need to ring VCO as a critical block for clock generation in transceivers. 2,3 Beside of the frequency tuning range, designing the ring VCO to oscillate at high frequencies is the other important goal of designers in the recent years. Designing a suitable structure with low output parasitic capacitances causes the oscillator to operate at larger frequencies and gives high frequency tuning range.…”

“…Ring VCO is a building block in many communication and wireless systems because of their wide tuning range, small chip area occupancy, and ability to generate multiphase signals 1 . For example, phase locked loops (PLLs) need to ring VCO as a critical block for clock generation in transceivers 2,3 . Beside of the frequency tuning range, designing the ring VCO to oscillate at high frequencies is the other important goal of designers in the recent years.…”