A low-power and robust quaternary SRAM cell for nanoelectronics

Bastani, Narges Hajizadeh; Navi, Keivan

doi:10.1007/s10470-022-02031-0

Cited by 1 publication

(1 citation statement)

References 30 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Therefore, techniques to increase the speed of SRAM, reduce power consumption, and handle more data (ternary or quaternary) reliably have been continuously developed. Recently, various SRAM design studies utilizing CNTFETs have been underway [15][16][17][18][19][20] .…”

Section: Introductionmentioning

confidence: 99%

A Study on the Design Method of Hybrid MOSFET-CNTFET Based SRAM – A Secondary Publication

Cho

2024

JERA

View full text Add to dashboard Cite

More than 10,000 carbon nanotube field-effect transistors (CNTFETs) have been successfully integratedinto one semiconductor chip using conventional semiconductor design procedures and manufacturing processes. Thesetransistors offer advantages such as high carrier mobility, large saturation velocity, low intrinsic capacitance, flexibility, andtransparency. The three-dimensional multilayer structure of the CNTFET semiconductor chip, along with ongoing researchin CNTFET manufacturing processes, increases the potential for creating a hybrid MOSFET-CNTFET semiconductorchip. This chip combines conventional metal-oxide-semiconductor field-effect transistors (MOSFETs) and CNTFETs inone integrated system. This paper discusses a methodology to design 6T binary static random-access memory (SRAM)using a hybrid MOSFET-CNTFET. This paper introduces a method for designing a hybrid MOSFET-CNTFET SRAMby leveraging existing MOSFET SRAM or CNTFET SRAM design approaches. Additionally, this paper compares itsperformance with conventional MOSFET SRAM and CNTFET SRAM designs.

show abstract

Section: Introductionmentioning

confidence: 99%

A Study on the Design Method of Hybrid MOSFET-CNTFET Based SRAM – A Secondary Publication

Cho

2024

JERA

View full text Add to dashboard Cite

show abstract

A low-power and robust quaternary SRAM cell for nanoelectronics

Cited by 1 publication

References 30 publications

A Study on the Design Method of Hybrid MOSFET-CNTFET Based SRAM – A Secondary Publication

A Study on the Design Method of Hybrid MOSFET-CNTFET Based SRAM – A Secondary Publication

Contact Info

Product

Resources

About