2018 IEEE International Symposium on Circuits and Systems (ISCAS) 2018
DOI: 10.1109/iscas.2018.8350910
|View full text |Cite
|
Sign up to set email alerts
|

A Low-Power and Wide-Locking-Range Injection-Locked Frequency Divider by Three with Dual-Injection Divide-by-Two Technique

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
3
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 11 publications
0
1
0
Order By: Relevance
“…The results, confirmed by circuit simulations, inspire a new divider topology (Sect. III), where a pMOS tail transistor M 4 is used as an extra divide-by-two injection path [6]. A thorough comparison between the performance of conventional and novel divide-by-three ILFD topologies in 65-nm CMOS is provided in Sect.…”
Section: Introductionmentioning
confidence: 99%
“…The results, confirmed by circuit simulations, inspire a new divider topology (Sect. III), where a pMOS tail transistor M 4 is used as an extra divide-by-two injection path [6]. A thorough comparison between the performance of conventional and novel divide-by-three ILFD topologies in 65-nm CMOS is provided in Sect.…”
Section: Introductionmentioning
confidence: 99%