2024 37th International Conference on VLSI Design and 2024 23rd International Conference on Embedded Systems (VLSID) 2024
DOI: 10.1109/vlsid60093.2024.00032
|View full text |Cite
|
Sign up to set email alerts
|

A Low Power Dual-Band Sub-Sampling Phase Locked Loop with sub-100 fs RMS Jitter and <-255-dB FOMjitter

Anshul Verma,
Bishnu Prasad Das
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 13 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?