2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS) 2017
DOI: 10.1109/icecs.2017.8292027
|View full text |Cite
|
Sign up to set email alerts
|

A low-power, high-resolution, 1 GHz differential comparator with low-offset and low-kickback

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(2 citation statements)
references
References 13 publications
0
2
0
Order By: Relevance
“…36,37 Therefore, it is very important to design an extremely low offset comparator for the SoC sensor array. In order to reduce input referred voltage (noise) in comparator circuits, it often to design digitally time-sequence switch and very complex techniques to overcome the kickback noise and input offset voltage [38][39][40][41][42] in comparator, and assisted with calibration scheme. [43][44][45] The input referred offset variation due to the capacitive path from ion sensing to the input stage circuit in SoC can degrade the overall performance of the system, for example, the input referred offset voltage shifts the background reference voltage levels in ADC, and result in the erroneous conversion process.…”
Section: Ph Sensing Principle and The Proposed Dual Offset Cancelation In Double Tail Comparatormentioning
confidence: 99%
“…36,37 Therefore, it is very important to design an extremely low offset comparator for the SoC sensor array. In order to reduce input referred voltage (noise) in comparator circuits, it often to design digitally time-sequence switch and very complex techniques to overcome the kickback noise and input offset voltage [38][39][40][41][42] in comparator, and assisted with calibration scheme. [43][44][45] The input referred offset variation due to the capacitive path from ion sensing to the input stage circuit in SoC can degrade the overall performance of the system, for example, the input referred offset voltage shifts the background reference voltage levels in ADC, and result in the erroneous conversion process.…”
Section: Ph Sensing Principle and The Proposed Dual Offset Cancelation In Double Tail Comparatormentioning
confidence: 99%
“…The resistor R3 (only loaded by parasitic of the slicer) is used to pass AC signal to slicer while reducing the kick-back noise of slicer to the previous stages. To further suppress kickback noise, a two-stage dynamic comparator with pre-amp stage similar to [6] is used to further reduce the kickback.…”
Section: Low-kickback Self-comparing Slicermentioning
confidence: 99%