2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) 2019
DOI: 10.1109/apccas47518.2019.8953117
|View full text |Cite
|
Sign up to set email alerts
|

A Low Voltage CMOS Current Comparator with Offset Compensation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
2
2
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(2 citation statements)
references
References 8 publications
0
2
0
Order By: Relevance
“…The pull-up current Ip generated by the leakage stage of MP12 is greater than the pull-down current Id generated by Q2, so the pull-up voltage is generated by the gate of MP13. MP13 is turned off to make the plo output low, start the adjustment tube, and raise the output voltage of LDO [8] . When the pull-up current Ip is equal to the pull-down current Id, the output is reversed, and the currents flowing through Q1 and Q2 are equal, then:…”
Section: The Design Structure Of the Transmission Tubementioning
confidence: 99%
“…The pull-up current Ip generated by the leakage stage of MP12 is greater than the pull-down current Id generated by Q2, so the pull-up voltage is generated by the gate of MP13. MP13 is turned off to make the plo output low, start the adjustment tube, and raise the output voltage of LDO [8] . When the pull-up current Ip is equal to the pull-down current Id, the output is reversed, and the currents flowing through Q1 and Q2 are equal, then:…”
Section: The Design Structure Of the Transmission Tubementioning
confidence: 99%
“…Considering the high operating current and temperature of the proposed circuit, temperature compensation should be added to the current comparator. In 0.35µm BCD technology, Poly silicon resistors with a positive temperature coe cient can be adopted to compensate for the negative temperature coe cient of V BE , but the compensation still has a large deviation in the entire temperature range [18][19][20][21][22][23]. In order to avoid increasing the complexity of the circuit, this design adopts the resistance ratio method, which uses two types of resistances with positive (Poly silicon resistor, R P ) and negative (Nwell resistor, R N ) temperature coe cients (TC) to achieve second-order temperature compensation.…”
Section: Current-limiting Protectionmentioning
confidence: 99%