2016 IEEE International Symposium on Circuits and Systems (ISCAS) 2016
DOI: 10.1109/iscas.2016.7538997
|View full text |Cite
|
Sign up to set email alerts
|

A Methodology for Standard Cell Design for QCA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
10
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 43 publications
(10 citation statements)
references
References 4 publications
0
10
0
Order By: Relevance
“…Figure 7 presents the circuit design that, due to the essential synchronization features of NML, need some wires to collect the sum result bits and propagate the carry-out bits between the sum stages, as shown in the insets. The adder has seventeen inputs: Cin, A[0] to A [7], and B[0] to B [7]. The first represents the bit carried in from the previous less significant stage in 1-bit adder cascades.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…Figure 7 presents the circuit design that, due to the essential synchronization features of NML, need some wires to collect the sum result bits and propagate the carry-out bits between the sum stages, as shown in the insets. The adder has seventeen inputs: Cin, A[0] to A [7], and B[0] to B [7]. The first represents the bit carried in from the previous less significant stage in 1-bit adder cascades.…”
Section: Resultsmentioning
confidence: 99%
“…Beyond, they can comprise the physical implementation layout favoring the placement and routing processes. This paper, inspired in a former QCA work [7], presents the NMLib, an NML standard cell library, implemented as an extension of the tool NMLSim, to build circuits with effortless processes. Here, we jointly present logical and connecting elements since, unlike traditional technologies, in NML, these two classes of elements are composed of the same basic building blocks.…”
Section: Introductionmentioning
confidence: 99%
“…The same criteria are employed to comprehensively assess the performances of the proposed designs to compare with counterparts in previous design methods [11][12][13][14] (There is no data about the design of full-adder in 2DDWave). Table 1 lists the comparisons of physical properties of full adders and 8-bit serial adders in terms of module count, clock…”
Section: Simulation Results and Discussionmentioning
confidence: 99%
“…First, several design methods that can be categorized into modular design in QCA have been proposed. [11][12][13][14][15] The modules in these methods almost only contain three-input majority gate (or two input AND gate and OR gate), inverter, and wire, which cannot cater to increasingly complex circuits. Hence, modules that can execute special functionalities have been proposed, such as a five-input majority gate to greatly reduce the logic depth and hardware overhead.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation