A methodology for verifying SysML requirements using activity diagrams

Abstract

Designing complex and critical systems needs a methodology to ensure the correctness of their specifications. Within an overall approach which considers the validation of SysML designs, this paper proposes a methodology for verifying SysML requirements on activity diagrams. The objective is to define a complete process to formalize and verify SysML functional requirements related to activity diagrams. Our contributions lie, first, in the definition of AcTRL (Activity Temporal Requirement Language), a new language for the formalization of functional requirements at SysML level. Second, in the proposed verification methodology which is guided by the «verify» relationships between SysML requirements and activity diagrams. The verification is enabled by formalizing SysML activities with hierarchical coloured Petri nets (HCPNs) and by automatically translating SysML requirements expressed on AcTRL into temporal logic. Our methodology takes into account the hierarchical structure of SysML activities and their relations with SysML requirements to provide a modular and incremental verification. A case study for a ticket vending machine is presented to illustrate the different steps and the benefits of the proposed methodology.

Towards an approach to co‐execute system models at the enterprise level

“…Furthermore, many researchers have developed and introduced new methods to analyze systems using simulation in conjunction with the SysML model. (Abdulhameed, Alkindy & Al-Mahdawi 2022), (Morkevicius & Jankevicius 2015), and (Messaoud, Hammad & Loualalen 2017) proposed new simulation approaches to perform verification and validation analyses of the system architecture. (Kotronis et al 2022), (Stella de Biase, Marrone & Palladino 2022), (Jagla et al 2021) provided new approaches that allow conducting a cost, impact, or safety analysis of the system architecture.…”

Model verification for system design of complex mechatronic products

“…A new methodology for verifying SysML requirements on activity diagrams is proposed in Rahim et al . Activity Temporal Requirement Language (AcTRL) is defined for the formalization of functional requirements in SysML.…”