2022 International Conference on Smart Technologies and Systems for Next Generation Computing (ICSTSN) 2022
DOI: 10.1109/icstsn53084.2022.9761342
|View full text |Cite
|
Sign up to set email alerts
|

A Modified Full Adder (MFA) with an introverted unique Design for Low Power VLSI Circuit Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 11 publications
0
1
0
Order By: Relevance
“…Transmission gate logic and CMOS are used in the modified full adder (MFA) design to minimize propagation latency and power consumption. The MFA generates a power delay with only 12 transistors plus an inverted XOR, NOR, and sum-generating module [7]. We describe a modified hybrid full adder (HFA) circuit with reduced latency, full swing outputs, and enhanced performance.…”
Section: IImentioning
confidence: 99%
“…Transmission gate logic and CMOS are used in the modified full adder (MFA) design to minimize propagation latency and power consumption. The MFA generates a power delay with only 12 transistors plus an inverted XOR, NOR, and sum-generating module [7]. We describe a modified hybrid full adder (HFA) circuit with reduced latency, full swing outputs, and enhanced performance.…”
Section: IImentioning
confidence: 99%