2009 European Conference on Circuit Theory and Design 2009
DOI: 10.1109/ecctd.2009.5275087
|View full text |Cite
|
Sign up to set email alerts
|

A multi-converter DFT technique for complex SIP: Concepts and validation

Abstract: -This paper presents a new technique called "Analog Network of Converters" that allows to test a set of ADCs and DACs embedded in a complex circuit as SiP and SoC. It presents an experimental validation of this new concept that permits to reduce drastically the testing time and requires only a low cost digital ATE.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2010
2010
2011
2011

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(3 citation statements)
references
References 14 publications
0
3
0
Order By: Relevance
“…Spectral performance test uncertainty is also investigated in [4] emphasizing noise and SNR. However, test accuracy of THD and SFDR is usually claimed by experience [5] without concrete foundation. Test uncertainty of spectral performance including THD and SFDR still needs to be investigated more detailedly.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Spectral performance test uncertainty is also investigated in [4] emphasizing noise and SNR. However, test accuracy of THD and SFDR is usually claimed by experience [5] without concrete foundation. Test uncertainty of spectral performance including THD and SFDR still needs to be investigated more detailedly.…”
Section: Introductionmentioning
confidence: 99%
“…Suppose the k th and M-k bin in the spectrum capture the i th harmonic component. So the i th harmonic power is calculated from two bins as shown in (5). Since M-k bin is the conjugate of k th bin, the power can be expressed as two times of the power of k th bin.…”
Section: Introductionmentioning
confidence: 99%
“…Recently, a new idea has emerged for the efficient testing of systems where several DACs and ADCs exist, no matter the relative accuracy of these converters [20]. A sequential procedure, involving every converter, is scheduled witih the SoC to allow for the testing of all of them.…”
Section: Compacting the Test Processmentioning
confidence: 99%