Proceedings IEEE International Conference on Wafer Scale Integration (ICWSI)
DOI: 10.1109/icwsi.1995.515443
|View full text |Cite
|
Sign up to set email alerts
|

A neural algorithm for reconstructing mesh-connected processor arrays using single-track switches

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 14 publications
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…Mazumder et al [12] developed an automatic SRS using an analog neural network for mesh-connected PAs with spares on one row and one column by which faulty PEs are directly replaced. Takanami et al also developed automatic SRSs [13], [14] for meshconnected PAs using single track switches (STSs) proposed by Kung et al [4]. The arrays they dealt with have two rows and two columns of spares, i.e., four linear arrays of spares around a PA to cope with faults of low reliable PEs.…”
Section: Introductionmentioning
confidence: 99%
“…Mazumder et al [12] developed an automatic SRS using an analog neural network for mesh-connected PAs with spares on one row and one column by which faulty PEs are directly replaced. Takanami et al also developed automatic SRSs [13], [14] for meshconnected PAs using single track switches (STSs) proposed by Kung et al [4]. The arrays they dealt with have two rows and two columns of spares, i.e., four linear arrays of spares around a PA to cope with faults of low reliable PEs.…”
Section: Introductionmentioning
confidence: 99%