Muller C elements are key digital blocks especially used in asynchronous circuits and digital systems and correction of transient (glitch) errors. This paper presents an overview of implementation of Muller C elements in FPGAs. A new scheme is proposed in this paper and the impact of LUT input signal selection is discussed. Finally, unique measurements and experiments performed in Xilinx FPGAs and improved parameters are presented as well.