A new current-integrating bang-bang phase detector for clock and data recovery

Abstract

This paper proposes a new current-integrating bang-bang phase detector that is insensitive to data transient disturbances. The phase detector extracts early-late phase information between the input and retimed data by integrating the input data and its complementary on two identical capacitors. In addition, it employs only one regenerative DFF for phase detection, significantly lowering hardware cost. The phase detector has been implemented in TSMC-0.18µm 1.8V CMOS technology and analyzed using Spectre-RF from Cadence Design Systems with BSIM3.3v device models. Simulation results are presented.