2008
DOI: 10.1109/tpel.2007.914813
|View full text |Cite
|
Sign up to set email alerts
|

A New Interleaved Series Input Parallel Output (ISIPO) Forward Converter With Inherent Demagnetizing Features

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4

Citation Types

0
5
0

Year Published

2009
2009
2022
2022

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 51 publications
(5 citation statements)
references
References 12 publications
0
5
0
Order By: Relevance
“…The two-switch method has the lowest voltage stress, and the double-forward method has the highest efficiency [27][28][29][30]. In [31], an interleaved series input parallel output (ISIPO) forward converter was proposed. The ISIPO forward converter share many of the same features, including: 1) The voltage stress of each switch is clamped to the input voltage, which is the lowest voltage stress of all the forward topologies mentioned above.…”
Section: Introductionmentioning
confidence: 99%
See 2 more Smart Citations
“…The two-switch method has the lowest voltage stress, and the double-forward method has the highest efficiency [27][28][29][30]. In [31], an interleaved series input parallel output (ISIPO) forward converter was proposed. The ISIPO forward converter share many of the same features, including: 1) The voltage stress of each switch is clamped to the input voltage, which is the lowest voltage stress of all the forward topologies mentioned above.…”
Section: Introductionmentioning
confidence: 99%
“…Once the ZVS QRC converter is designed to achieve ZVS condition at light loads [29], the voltage stress on switches is extremely high at full load operating conditions. Likewise, for ZCS type QRC converters [31][32][33][34][35][36], the switch has a high capacitive turn-on loss due to the ZCS turn-on. Generally, voltage and current rms values are relatively high in resonantbased converters due to the sinusoidal voltage and current of the main components.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Here the transformers are parallel connected such that the power losses are equally distributed. It also uses interleaving architecture such that current ripple at the output side is minimized with maximum power density [4]. Nevertheless the voltage stress causes more losses in the circuit, hence [5] examined the parameters that affect the clamp voltage and from which critical parameters are identified and arrived at a mathematical solution for the clamp voltage.…”
Section: Introductionmentioning
confidence: 99%
“… Interleaved power converter stages can be used to reduce the output current ripple. With the forward converter in the continuous current mode, the ripple in the aggregate iout can be virtually eliminated by operating units in parallel at a duty cycle of 1/n or 1-1/n each [11] where n is the number of units. In [12], a pre-regulator buck converter stage varies the input voltage applied to units in parallel.…”
mentioning
confidence: 99%