2022
DOI: 10.1109/jetcas.2022.3214334
|View full text |Cite
|
Sign up to set email alerts
|

A Non-Idealities Aware Software–Hardware Co-Design Framework for Edge-AI Deep Neural Network Implemented on Memristive Crossbar

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
(1 citation statement)
references
References 45 publications
0
1
0
Order By: Relevance
“…Nonidealities, including wire resistances, cause variations in the actual voltage across the memristor and memcapacitor VMM accelerator, resulting in a lower voltage than the theoretical value. This reduction is due to the accumulated voltage drop on the connecting traces and sneak pathways [29]. The presence of line resistance and sneak paths impacts the training accuracy of the model, as depicted from Fig.…”
Section: A Crossbar and Device Nonidealitiesmentioning
confidence: 99%
“…Nonidealities, including wire resistances, cause variations in the actual voltage across the memristor and memcapacitor VMM accelerator, resulting in a lower voltage than the theoretical value. This reduction is due to the accumulated voltage drop on the connecting traces and sneak pathways [29]. The presence of line resistance and sneak paths impacts the training accuracy of the model, as depicted from Fig.…”
Section: A Crossbar and Device Nonidealitiesmentioning
confidence: 99%