2012
DOI: 10.1587/transcom.e95.b.3437
|View full text |Cite
|
Sign up to set email alerts
|

A Novel 400-Gb/s (100-Gb/s × 4) Physical-Layer Architecture Using Low-Power Technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2019
2019

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 11 publications
0
1
0
Order By: Relevance
“…Figure 5 shows a high increase in publication related to serial communication interfaces. Implementations for Ethernet physical layer in FPGAs are popular nowadays in next-generation Gigabit Ethernet implementations [137,138]. Also, precision delay measurement techniques have been developed to support the IEEE 1588 Precision Time Protocol [139][140][141][142][143].…”
Section: Serialmentioning
confidence: 99%
“…Figure 5 shows a high increase in publication related to serial communication interfaces. Implementations for Ethernet physical layer in FPGAs are popular nowadays in next-generation Gigabit Ethernet implementations [137,138]. Also, precision delay measurement techniques have been developed to support the IEEE 1588 Precision Time Protocol [139][140][141][142][143].…”
Section: Serialmentioning
confidence: 99%