2017
DOI: 10.3390/s17081821
|View full text |Cite
|
Sign up to set email alerts
|

A Novel Cross-Layer Routing Protocol Based on Network Coding for Underwater Sensor Networks

Abstract: Underwater wireless sensor networks (UWSNs) have attracted increasing attention in recent years because of their numerous applications in ocean monitoring, resource discovery and tactical surveillance. However, the design of reliable and efficient transmission and routing protocols is a challenge due to the low acoustic propagation speed and complex channel environment in UWSNs. In this paper, we propose a novel cross-layer routing protocol based on network coding (NCRP) for UWSNs, which utilizes network codin… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
16
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 22 publications
(16 citation statements)
references
References 31 publications
0
16
0
Order By: Relevance
“…Note that a large portion of the SIMD and FLIX speedup is due to the speedup achieved by the table lookup of the TIE inverse, i.e., the left-most set of bars in Figure 6b. Importantly, it can be observed from Figures 5 and 6 that 8-bit, i.e., GF(2 8 ), and 16-bit, i.e., GF(2 16 ), operations give essentially the same numbers of computing cycles and therefore, speedups. This is because the Tensilica LX5 can be flexibly configured to process 8-bit or 16-bit data.…”
Section: Clock Cycles and Speedupmentioning
confidence: 94%
See 4 more Smart Citations
“…Note that a large portion of the SIMD and FLIX speedup is due to the speedup achieved by the table lookup of the TIE inverse, i.e., the left-most set of bars in Figure 6b. Importantly, it can be observed from Figures 5 and 6 that 8-bit, i.e., GF(2 8 ), and 16-bit, i.e., GF(2 16 ), operations give essentially the same numbers of computing cycles and therefore, speedups. This is because the Tensilica LX5 can be flexibly configured to process 8-bit or 16-bit data.…”
Section: Clock Cycles and Speedupmentioning
confidence: 94%
“…This optimization reduced the total gate count by almost one-third for the SIMD with 8-bit MAC. On the other hand, for the SIMD with 16-bit MAC for GF(2 16 ), this pre-load register optimization was counterbalanced by additional circuitry to manage the 16-bit processing with elementary NAND-2 gates (processing 8-bits). Thus, the 11,245 NAND-2 gate count for SIMD with 16-bit MAC was slightly more than eight times the gate count for the 16-bit MAC.…”
Section: Fixed Instruction-set Processor Benchmarkmentioning
confidence: 99%
See 3 more Smart Citations