2017 IEEE 18th Workshop on Control and Modeling for Power Electronics (COMPEL) 2017
DOI: 10.1109/compel.2017.8013338
|View full text |Cite
|
Sign up to set email alerts
|

A novel implementation of digital control strategy for multilevel inverters using FPGA Wavect controller

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2018
2018
2022
2022

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(4 citation statements)
references
References 4 publications
0
4
0
Order By: Relevance
“…The feasibility of the proposed control strategy demonstrated for both single-phase and three-phase CHBMLI. The simulation results are validated with experimental results [33]- [35]. The EMC PWM technique improves quality of the output power by increased DC bus utilization of 15% and also reducing the %THD at the output.…”
Section: Elliptical Multi Carrier Pwm Technique (Emc Pwm)mentioning
confidence: 90%
See 1 more Smart Citation
“…The feasibility of the proposed control strategy demonstrated for both single-phase and three-phase CHBMLI. The simulation results are validated with experimental results [33]- [35]. The EMC PWM technique improves quality of the output power by increased DC bus utilization of 15% and also reducing the %THD at the output.…”
Section: Elliptical Multi Carrier Pwm Technique (Emc Pwm)mentioning
confidence: 90%
“…This increase in the performance is achieved without "over-modulation" and without "third harmonic injection" to modulating wave. EMC PWM control startegy is less complex and can be extended to higher level of MLI [35 ] - [36].…”
Section: Summary Of Literature Reviewmentioning
confidence: 99%
“…To achieve seven-level output in single-phase CHBMLI, the asymmetrical [20] sources of values V1 = 3/4 V dc and V2 = 1/4 V dc are used, where V dc = 325 V to achieve r.m.s output voltage of 230 V at the inverter of Figure 3 [21]. The switching sequence for switches to attain seven-level at the output of the inverter is given in Table 1 [22].…”
Section: Seven-level Chbmli With Rl-loadmentioning
confidence: 99%
“…Output peak voltage is available for 8 ms as shown in Figure 4a compare to sine wave PDPWM technique wherein the peak output voltage is available for 6ms. The equations (3) to (6) shows the DC bus utilization in both cases [22]. This contributes to increased peak and rms value of the output voltage and current of CMLI in case of elliptical modulating wave.…”
Section: Modified Multicarrier Pwm Technique 21 Generation Of Elliptical Modulating Wave Using Xsgmentioning
confidence: 99%