A novel low power static frequency divider based on the GDI technique

Saberkari, Alireza; Shokouhi, Shahriar B.; Kiani, Azadeh; Poorahangaryan, Fereshteh

doi:10.1109/ccece.2009.5090094

Cited by 4 publications

(1 citation statement)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…A similar sort of hybrid adder using analog and digital circuits is presented in [3]. The design of adders that are aimed to achieve power savings is given in [4], [5]. Design of highspeed multiplier using binary counters based on symmetric stacking is given in [6], [7] aims at achieving improvements in its speed by targeting the delays across critical paths.…”

Section: Introductionmentioning

confidence: 99%

A high speed and power efficient multiplier based on counter-based stacking

Shankar Reddy,

Gopi Kumar,

Manikandan

et al. 2023

IJEECS

View full text Add to dashboard Cite

<span>High speed and competent addition of various operands is an essential operation in the design any computational unit. The swiftness and power competence of multiplier circuits plays vital role in enlightening the overall performance of microprocessors. Multipliers play crucial role in the design of <a name="_Hlk140074299"></a>arithmetic logic unit (ALU) or any digital signal processor (DSP) that are effectively employed for filtering and convolution operations. The process of multiplication either binary numbers or fixed-point numbers yields in enormous partial products that are to be added to get final product. These partial products in number and the process of summing up partial products dictate the latency and power consumption of the multiplier design. Here, we present a novel binary counter design that hires stacking circuits, that groups all logic “1” bits as one, followed by a novel symmetric method to merge pairs of 3-bit stacks into 6-bit stacks and then changes them to binary counts. This results in drastic improvements in power and area utilization of the multiplier. Additionally, this paper also focuses on implementation of novel approximate compressor and exploits the same for the design of approximate multipliers that can be effectively employed in any electronic systems that are characterized by power and speed constraints.</span>

show abstract