A Novel Multiplier Using Vedic Mathematics and Booth Encoding

Srividya, B. V.; Kumar, T Kiran

doi:10.9734/jamcs/2018/37931

Cited by 1 publication

(2 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The proposed method performs multiplication using a combination of the UT algorithm and Booth encoding. The multiplier is small and requires less space based on Booth encoding, but the UT sutra increases speed 34 . Based on the anurupyena sutra of Vedic arithmetic, it uses a high-performance and area-efficient square architecture for variable bit operands 35 .…”

Section: Related Workmentioning

confidence: 99%

See 1 more Smart Citation

A modular technique of Booth encoding and Vedic multiplier for low-area and high-speed applications

Kalaiselvi,

Sabeenian

2023

Sci Rep

View full text Add to dashboard Cite

A technique for efficiently multiplying two signed numbers using limited area and high speed is presented in this paper. This work uses both the Booth and Vedic multiplication sutra methodologies to enhance the speed and reduction in the area by using two VLSI architectures of radix encoding techniques—Radix-4 and Radix-8—with the Vedic multiplier. The functionality of the proposed methods is tested using an Artix-7 Field Programmable Gate Array (FPGA-XC7A100T-CSG324) in Xilinx Vivado 2019.1 and ASIC 45 nm technology. Two methods of Booth encoding using Vedic multiplier (Urdhva-Tiryakbhyam sutra) were used to develop, and examine the benefits of rapid computational multiplier. The results of the proposed multiplier for Booth-Vedic-Radix-4 encoding (BVR-4) decrease area by 89% and improve Area-Delay Product (ADP) by 72% for a 16-bit multiplier when subjected to other existing multipliers. The Booth-Vedic-Radix-8 (BVR-8) method shows that there will be an 89% reduction in area and an improvement in ADP by 72% for the 16-bit multiplier. The performance is evaluated regarding area occupancy (i.e., LUTs number) and propagation delay (output time). In terms of resource utilization, the proposed BVR-4 and BVR-8 multipliers outperform all the current designs with a marginal effect on speed and area for narrower bit-width ranges.

show abstract

Section: Related Workmentioning

confidence: 99%

“…One drawback of the current technique is that it takes up more space and has a bigger delay in the PPR (second stage of the multiplication phase) 25 , 33 , 34 . All previously substantiated Vedic systems can handle only unsigned integers, which summarises the complexity of the proposed technique.…”

Section: Related Workmentioning

confidence: 99%

A modular technique of Booth encoding and Vedic multiplier for low-area and high-speed applications

Kalaiselvi,

Sabeenian

2023

Sci Rep

View full text Add to dashboard Cite

show abstract

A Novel Multiplier Using Vedic Mathematics and Booth Encoding

Cited by 1 publication

References 0 publications

A modular technique of Booth encoding and Vedic multiplier for low-area and high-speed applications

A modular technique of Booth encoding and Vedic multiplier for low-area and high-speed applications

Contact Info

Product

Resources

About