A novel QCA multiplexer design

Hashemi, Seyed Hossein; Azghadi, Mostafa Rahimi; Zakerolhosseini, Ali

doi:10.1109/istel.2008.4651389

Cited by 49 publications

(26 citation statements)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…They have also shown a 4:1 MUX which consists of 215 cells covering an area of inputs is 6 clock phases i.e. 1.5 clock cycles.In [4] Hashemi et al have proposed multiplexer in three layers in which the first layer is the backbone of the circuit. This new design is denser with four clocks latency and faster.…”

Section: Previous Workmentioning

confidence: 99%

Implementation Of One bit Parallel Memory Cell using Quatum Dot Cellular Automata

Ramprasad¹,

vivek²,

Prashanth³

et al. 2017

IOSR JEEE

View full text Add to dashboard Cite

Section: Previous Workmentioning

confidence: 99%

Implementation Of One bit Parallel Memory Cell using Quatum Dot Cellular Automata

Ramprasad¹,

vivek²,

Prashanth³

et al. 2017

IOSR JEEE

View full text Add to dashboard Cite

“…Thus the number of inputs and outputs in reversible gates are equal. Any arithmetic logic unit [6] must be able to produce a variety of logic outputs based on inputs determined by the programmer for implementation in an instruction set architecture. Therefore, reversible logic devices used in an environment must have both fixed select input lines that receive op-code signals manipulated by the programmer and permanent output lines where the result of the logical output is produced [3].…”

Section: Reversible Logic Gatesmentioning

confidence: 99%

Design and Verification of Reversible Logic Gates using Quantum Dot Cellular Automata

Shabeena¹,

Pathak²

2015

IJCA

View full text Add to dashboard Cite

This paper portrays the designing of Reversible Logic gates through the use of Quantum Dot Cellular Automata (QCA) which is a nanotechnology concept and also a striking substitute for transistor based technologies. This technology helps us to rise above the confines of CMOS technology. It also gives better results in terms of digital and analog waveform, Quantum cost, garbage output. The fundamental logic in QCA is the logic state that does not compute with voltage level; rather it measures the polarity of electrons in a quantum cell. Basically Reversible logic gates are an essential building block of various computing system. Comparing with standard gates, the reversible logic gate lower the information bits use loss by reusing the logic information bits logically and realizes the goal of lowering power consumption of logic circuits. A QCAdesigner tool is used for simulation of different kinds of Reversible logic gates such as Toffoli gate, Fredkin gate and some others.

show abstract

“…In article [18], a new design has been proposed. In this design 31 number of cell have been used and four clocks are applied there, so total delay is 360 0 .…”

Section: Earlier Workmentioning

confidence: 99%

“…Recent methodologies [15,16,17,18] have shown a lot of improvements in designing QCA multiplexers in terms of complexities (number of cells), areas and speed(delay) over their past methodologies. But the proposed one is having less complexity, consume less area and higher speed as compared to recent methodologies.…”

Section: Analysis Of Proposed Designmentioning

confidence: 99%

Quantum Cellular Automata based Novel Unit 2:1 Multiplexer

Mukhopadhyay¹,

Dutta²

2012

IJCA

View full text Add to dashboard Cite

Quantum Cellular Automata (QCA) is an emerging nanotechnology and one of the top six technologies of the future. CMOS technology has a lot of limitations while scaling into a nano-level. QCA technology is a perfect replacement of CMOS technology with no such limitations. In this paper we have proposed one 2:1 multiplexer circuit having lowest complexity and area compared to the existing QCA based approaches. The proposed design is verified using QCADesigner. General TermsQCA, QCA Designer, Multiplexer.

show abstract

A novel QCA multiplexer design

Cited by 49 publications

References 13 publications

Implementation Of One bit Parallel Memory Cell using Quatum Dot Cellular Automata

Implementation Of One bit Parallel Memory Cell using Quatum Dot Cellular Automata

Design and Verification of Reversible Logic Gates using Quantum Dot Cellular Automata

Quantum Cellular Automata based Novel Unit 2:1 Multiplexer

Contact Info

Product

Resources

About