2018 Sixth International Symposium on Computing and Networking Workshops (CANDARW) 2018
DOI: 10.1109/candarw.2018.00063
|View full text |Cite
|
Sign up to set email alerts
|

A Pipeline Implementation for Dynamic Programming on GPU

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
13
0

Year Published

2018
2018
2018
2018

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(13 citation statements)
references
References 3 publications
0
13
0
Order By: Relevance
“…In Step 1, the head position i of the thread group is 5. In this step the only one thread is activated and executes ST [5] ← ST[0]. In Step 2, the head position is incremented to 6, and two threads are activated.…”
Section: A Pipeline Implementation For S-dp Problemmentioning
confidence: 99%
See 4 more Smart Citations
“…In Step 1, the head position i of the thread group is 5. In this step the only one thread is activated and executes ST [5] ← ST[0]. In Step 2, the head position is incremented to 6, and two threads are activated.…”
Section: A Pipeline Implementation For S-dp Problemmentioning
confidence: 99%
“…In Step 2, the head position is incremented to 6, and two threads are activated. The first thread treats ST [6] and the second thread works on ST [5]. In Step 3, the head position becomes 7, and now all k = 3 threads actively execute operations for ST [7], ST [6], and ST [5] respectively.…”
Section: A Pipeline Implementation For S-dp Problemmentioning
confidence: 99%
See 3 more Smart Citations