33rd Design Automation Conference Proceedings, 1996
DOI: 10.1109/dac.1996.545554
|View full text |Cite
|
Sign up to set email alerts
|

A probability-based approach to VLSI circuit partitioning

Abstract: Abstract-Iterative-improvement two-way min-cut partitioning is an important phase in most circuit placement tools, and finds use in many other computer-aided design (CAD) applications. Most iterative improvement techniques for circuit netlists like the Fiduccia-Mattheyses (FM) method compute the gains of nodes using local netlist information that is only concerned with the immediate improvement in the cutset. This can lead to misleading gain information. Krishnamurthy suggested a lookahead (LA) gain calculatio… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 30 publications
references
References 23 publications
0
0
0
Order By: Relevance