2019
DOI: 10.1109/jssc.2019.2939652
|View full text |Cite
|
Sign up to set email alerts
|

A Process and Temperature Insensitive CMOS Linear TIA for 100 Gb/s/$\lambda$ PAM-4 Optical Links

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
18
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
5
3

Relationship

1
7

Authors

Journals

citations
Cited by 47 publications
(18 citation statements)
references
References 7 publications
0
18
0
Order By: Relevance
“…Using this expression, we can calculate the minimum detected power necessary to have a SNR = 10 dB, which is a conservative number. Using commercially available photodetectors [59] with = 0.85 A/W, I d = 30 nA, B = 10 GHz, R L = 50 Ω and reported TIAs [60] with input referred noise density of 16.7 pA/ÝHz we obtain that the minimum optical power that has to be photodetected is −21.6 dBm, or 6.96 * 10 -3 mW. Using these values, we can estimate the number of layers that can be concatenated.…”
Section: Appendix B Scalabilitymentioning
confidence: 99%
“…Using this expression, we can calculate the minimum detected power necessary to have a SNR = 10 dB, which is a conservative number. Using commercially available photodetectors [59] with = 0.85 A/W, I d = 30 nA, B = 10 GHz, R L = 50 Ω and reported TIAs [60] with input referred noise density of 16.7 pA/ÝHz we obtain that the minimum optical power that has to be photodetected is −21.6 dBm, or 6.96 * 10 -3 mW. Using these values, we can estimate the number of layers that can be concatenated.…”
Section: Appendix B Scalabilitymentioning
confidence: 99%
“…The S2D stage converts the single-ended TIA output into a differential signal using an inverter loaded by a matched diode-connected inverter [11], as shown in Fig. 5.…”
Section: A Multi-stage Sf-tia and S2dmentioning
confidence: 99%
“…Because TIA output has a common-mode voltage of V DD /2, implementing the VGA-GM using a CMOS input differential pair achieves better linearity performance with large input signal swing compared to PMOS-or NMOS-only differential-pair-based VGAs as in [5] and [16]. However, tail current sources reduce the voltage headroom, compared to pseudo-differential GM stage in [11], but they help improve the common-mode rejection and increase immunity to supply variations specially at low frequencies. Source degeneration resistors (R D1 and R D2 ) are used to enhance the VGA linearity performance.…”
Section: B Vgamentioning
confidence: 99%
See 1 more Smart Citation
“…Thus, we assume similar energy efficiency for multilevel signaling as PAM2, ∼ 2pJ/b, for MZM modulators 25 . For binary resolution, the power consumed by the drivers and AFEs are extracted from recent work on PAM2 transceivers 5,25,62,65 . Therefore, the energy efficiency for 2b, 3b and 4b input MZM drivers are estimated in our calculation as ∼ 4pJ, 6pJ and 8pJ per symbol, respectively.…”
Section: Efficiency Tradeoff Factorsmentioning
confidence: 99%