2015
DOI: 10.1016/j.mejo.2015.01.001
|View full text |Cite
|
Sign up to set email alerts
|

A proposed synthesis method for Application-Specific Instruction Set Processors

Abstract: a b s t r a c tDue to the rapid technology advancement in integrated circuit era, the need for the high computation performance together with increasing complexity and manufacturing costs has raised the demand for high-performance configurable designs; therefore, the Application-Specific Instruction Set Processors (ASIPs) are widely used in SoC design. The automated generation of software tools for ASIPs is a commonly used technique, but the automated hardware model generation is less frequently applied in ter… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2015
2015
2016
2016

Publication Types

Select...
3
1

Relationship

2
2

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 34 publications
0
3
0
Order By: Relevance
“…These somewhat conflicting requirements are well-known by the existing approaches but they are usually handled in a mutually exclusive manner; HLS (High Level Synthesis) tools are used when the development time is the primary objective and detailed hand-crafted RTL (Register-Transfer Level) modelling is applied in case of highly timing-sensitive and/or power-critical designs. To find a common ground for the contradictory needs, a novel abstraction called ARTL (Algorithmic RTL) has been introduced in the journal papers [31,32,33]. ARTL unites the methods which are identical to traditional RTL from the viewpoint of the structural elements constituting the formal model and slightly increase the abstraction when it comes to expressing the functionality.…”
Section: Optimized Rtl Design By Means Of Algorithmic Formal Languagesmentioning
confidence: 99%
“…These somewhat conflicting requirements are well-known by the existing approaches but they are usually handled in a mutually exclusive manner; HLS (High Level Synthesis) tools are used when the development time is the primary objective and detailed hand-crafted RTL (Register-Transfer Level) modelling is applied in case of highly timing-sensitive and/or power-critical designs. To find a common ground for the contradictory needs, a novel abstraction called ARTL (Algorithmic RTL) has been introduced in the journal papers [31,32,33]. ARTL unites the methods which are identical to traditional RTL from the viewpoint of the structural elements constituting the formal model and slightly increase the abstraction when it comes to expressing the functionality.…”
Section: Optimized Rtl Design By Means Of Algorithmic Formal Languagesmentioning
confidence: 99%
“…Earlier stages of this work are reported in [29] and [30]. The concept of ARTL abstraction has been reconsidered ever since and an exact definition has been created which is presented in Section 3.…”
Section: Earlier Workmentioning
confidence: 99%
“…In [18] two distinct HDL implementation schemes for data processors were presented. These two model types both lend themselves to an automated RTL synthesis.…”
Section: Model Selection For Logi-thermal Simulationmentioning
confidence: 99%