2008 IEEE International Conference on Electron Devices and Solid-State Circuits 2008
DOI: 10.1109/edssc.2008.4760670
|View full text |Cite
|
Sign up to set email alerts
|

A Q- and bandwidth-enhancing design technique for active inductors using parasitic cancellation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2011
2011
2011
2011

Publication Types

Select...
1
1

Relationship

2
0

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 21 publications
0
2
0
Order By: Relevance
“…This presents a high impedance to the gate of the LNA and to the load of the PA, which is ideal for low power transceivers. Both the input of the PA and the output of the LNA are matched using an active inductor described in [22], since the signal levels at these points are small and do not drastically offset the bias and operating conditions of either the PA or the LNA.…”
Section: Lna/pa Matching Layout and Simulation Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…This presents a high impedance to the gate of the LNA and to the load of the PA, which is ideal for low power transceivers. Both the input of the PA and the output of the LNA are matched using an active inductor described in [22], since the signal levels at these points are small and do not drastically offset the bias and operating conditions of either the PA or the LNA.…”
Section: Lna/pa Matching Layout and Simulation Resultsmentioning
confidence: 99%
“…If the parasitics present in the AI transistors can somehow be cancelled instead of being "halved" using differential topology [21,18], then the AI frequency performance can be enhanced together with its Q as in [22]. This is the concept that is presented in this work.…”
Section: Active Inductorsmentioning
confidence: 99%