2021
DOI: 10.1587/elex.18.20210130
|View full text |Cite
|
Sign up to set email alerts
|

A quadrature LO-generator using an external single-ended clock receiver for dual-band WLAN applications

Abstract: A low phase noise quadrature LO-generator for dual-band wireless local area network (WLAN) applications is presented. The quadrature LO-generator is composed of a clock receiver, a CML divider, and two quadrature dividers for the dual-band, respectively. A clock receiver converts the single-ended clock to a differential signal. Then a quadrature divider with a 25% duty cycle generates four quadrature signals for mixers. The split-grounded architecture and multiply ground pads decrease the inductive component o… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 30 publications
0
1
0
Order By: Relevance
“…Followed by an off-chip Balun, a single-ended clock source at the frequency of 4.8 GHz is transformed to differential signals. The differential input mode and a lower input frequency of external VCO can alleviate the issue of ground bounce due to the inductor and capacitor of the bonding wire and suppress the common-mode noise [29]. However, the off-chip balun would cause a large in-phase/quadrature-phase (I/Q) imbalance of the clock signal, and the I/Q phase imbalance would appear on the quadrature LO signals at the output node.…”
Section: Load Resuing Of Bypass Modementioning
confidence: 99%
“…Followed by an off-chip Balun, a single-ended clock source at the frequency of 4.8 GHz is transformed to differential signals. The differential input mode and a lower input frequency of external VCO can alleviate the issue of ground bounce due to the inductor and capacitor of the bonding wire and suppress the common-mode noise [29]. However, the off-chip balun would cause a large in-phase/quadrature-phase (I/Q) imbalance of the clock signal, and the I/Q phase imbalance would appear on the quadrature LO signals at the output node.…”
Section: Load Resuing Of Bypass Modementioning
confidence: 99%