A real-time Chinese speech recognition IC with double mixtures

Han, Wei; Hon, Kwok-Wai; Chan, Cheong-Fat Chan Cheong-Fat; Lee, Tan Lee Tan; Choy, Chiu-Sing; Pun, Kong-Pang; Ching, P.C.

doi:10.1109/icasic.2003.1277362

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2007

2013

Publication Types

Select...

Other1

Article1

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Chip Design of LPC-cepstrum for Speech Recognition

Zhu

2007

6th IEEE/ACIS International Conference on Computer and Information Science (ICIS 2007)

View full text Add to dashboard Cite

This paper proposed an ASIC of LPC-cepstrum (LPCC) for speech recognition. The proposed ASIC of LPCC can reduce the calculation load of processor in the speech recognition system. In addition, the resource sharing method is adopted into our design in order to reduce the chip size. Hence, it does not give an emphasis on sophistication but on highperformance and low-cost solution. Finally, we did some experiments to compare with other DSP or ASIC design. We found that our proposed LPCC ASIC can efficiently reduce the computation load.

show abstract

Chip Design of LPC-cepstrum for Speech Recognition

Zhu

2007

6th IEEE/ACIS International Conference on Computer and Information Science (ICIS 2007)

View full text Add to dashboard Cite

show abstract

Implementing template matching logic in a standard flash memory cell

Milacic

Dimitrijev

2013

FACTA U EE

View full text Add to dashboard Cite

Current research into classification methods is almost exclusively software based, resulting in systems that perform well but are invariably slow when faced with large databases. The goal is therefore to create a hardware classification system that is much faster. In this paper, we introduce the concept of template matching logic and propose the use of a standard flash memory cell array to perform bit by bit template matching. The proposed system is based on a novel architecture that is unique and separate from existing architectures that make use of flash memory cell arrays. Verification is achieved by speech recognition simulations on the TIMIT database. Simulations of the system show results of 94.5 % recognition accuracy on clean words and 88.0 % recognition accuracy on test words with a signal-to-noise ratio of 5 dB. The results compare favorably to similar isolated word recognition tasks performed with software based methods.

show abstract

A real-time Chinese speech recognition IC with double mixtures

Cited by 2 publications

References 6 publications

Chip Design of LPC-cepstrum for Speech Recognition

Chip Design of LPC-cepstrum for Speech Recognition

Implementing template matching logic in a standard flash memory cell

Contact Info

Product

Resources

About