A Reconfigurable FPGA-based 16-Channel Front-End for MRI

Dalai, I.L.; Fontaine, Fred L.

doi:10.1109/acssc.2006.355084

Cited by 8 publications

(4 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Furthermore, [18] describes a basic reconfigurable 16 channel front-end for magnetic resonance imaging (MRI) on one FPGA. By means of the created partial dynamic reconfiguration framework, the authors replace the data acquisition module after the actual measurement took place by various processing units and therefore the chip resources are reused for image reconstruction.…”

Section: Related Workmentioning

confidence: 99%

Evaluation of the Reconfiguration of the Data Acquisition System for 3D USCT

Birk

Hagner

Balzer

et al. 2011

International Journal of Reconfigurable Computing

View full text Add to dashboard Cite

As today's standard screening methods often fail to diagnose breast cancer before metastases have developed, an earlier breast cancer diagnosis is still a major challenge. To improve this situation, we are currently developing a fully three-dimensional ultrasound computer tomography (3D USCT) system, promising high-quality volume images of the breast. For obtaining these images, a time-consuming reconstruction has to be performed. As this is currently done on a PC, parallel processing in reconfigurable hardware could accelerate both signal and image processing. In this work, we investigated the suitability of an existing data acquisition (DAQ) system for further computation tasks. The reconfiguration features of the embedded FPGAs have been exploited to enhance the systems functionality. We have adapted the DAQ system to allow for bidirectional communication and to provide an overall process control. Our results show that the studied system can be applied for data processing.

show abstract

Section: Related Workmentioning

confidence: 99%

Evaluation of the Reconfiguration of the Data Acquisition System for 3D USCT

Birk

Hagner

Balzer

et al. 2011

International Journal of Reconfigurable Computing

View full text Add to dashboard Cite

show abstract

“…A Bloom Filter is a data structure used to determine if a given piece of data belongs to a set [8], [9]. To perform this "pattern-matching", Bloom Filters do not store the full set, but only a much smaller randomized representation; this makes them much more efficient than conventional hash tables [10].…”

Section: Overview Of Bloom Filters and Hash Functionsmentioning

confidence: 99%

“…Block RAMs) needed to minimize the time it takes access the bit array, and its LUTs are ideal for performing multiple H 3 hashes (XOR operations) in parallel. It is due to this fact that a number of Bloom Filter implementations on FPGAs exist for applications such as spell checking, medical imaging and network intrusion detection [7], [8], [10], [13].…”

Section: B Overview Of Fpga Architecturementioning

confidence: 99%

“…These hash functions are low-complexity randomized algorithms that attempt to distribute the data inputs along the set of hash outputs as evenly as possible; with the appropriate choice of random numbers they have low collision rates and can be configured for arbitrary length outputs [11]. H 3 hash functions are an excellent choice for Bloom Filters, and have recently been successfully used for this purpose [7], [8].…”

Section: B Choosing Hash Functions For Hardware Bloom Filtersmentioning

confidence: 99%

See 1 more Smart Citation

FPGA-based SoC for real-time network intrusion detection using counting bloom filters

Harwayne-Gidansky

Stefan

Dalal

2009

IEEE Southeastcon 2009

View full text Add to dashboard Cite

Abstract-Computers face an ever increasing number of threats from hackers, viruses and other malware; effective Network Intrusion Detection (NID) before a threat affects enduser machines is critical for both financial and national security. As the number of threats and network speeds increase (over 1 gigabit/sec), users of conventional software based NID methods must choose between protection or higher data rates.To address this shortcoming, we have designed a hardwarebased NID system-on-a-chip using data structures called Counting Bloom Filters (CBFs). Our design has extremely high throughput (up to 3.3 gigabits/sec) and can successfully detect and mitigate known threats, and is, to our knowledge, the only known CBF based NID system-on-a-chip to be implemented on a Virtex 4 FPGA.In this project, we present the first optimized, Counting Bloom Filter based Network Intrusion Detection FPGA SoC (system-onchip) implemented on a Virtex 4 FPGA: our design is scalable through further parallelization and, to our knowledge, is one of the highest throughput NID systems in existence.

show abstract