A resonant half bridge driver with novel common mode rejection technique implemented in 1.0 μm high voltage (650 V) DIMOS process

Song, Kinam; Kim, Hyoung-Woo; Kim, Ki‐Hyun; Seo, Kil-Soo; Han, Seok-Bung

doi:10.1016/j.mejo.2010.09.002

Cited by 7 publications

(2 citation statements)

References 1 publication

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The delay time of the pulse filter contributes the most to the total propagation delay time, so the biggest drawback of the pulse filter strategy is the considerable increase in propagation delay time. (2) Common-mode noise cancelling [2,3,4,5]: the dv/dt noise of the double-pulse LDMOS level shifter circuit has the characteristics of common-mode signal, with the dv/dt noise on two transmission paths having same waveform and duration, while the normal signals on the two transmission paths are different. Normal and dv/dt noise signals can be correctly distinguished by their characteristics.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

An improved noise immune level-shifter via IGBT gate-emitter voltage detection

Zhu

et al. 2018

IEICE Electron. Express

View full text Add to dashboard Cite

In this paper, a noise rejection circuit for level-shift gate drive ICs is proposed. This circuit is composed of a detection module and a pull down module with good process matching robustness and low circuit complexity. The dv/dt noise is removed by monitoring the interval of the IGBT gate-emitter voltage variation and locking the output logic in the period of the dv/dt noise comes. Spectre simulation has been performed with a 700 V 0.6 um BCD process model to verify the performance of the proposed noise rejection circuit which shows a full removal of 80 V/ns dv/dt noise and only 15 ns increasing in propagation delay time.

show abstract

Section: Introductionmentioning

confidence: 99%

“…However, the common-mode noise cancelling strategy is usually sensitive to the fabrication process mismatch, such as resistor mismatch or current mismatch caused by MOSFETs mismatch, etc. Therefore, the noise signal cannot be exactly the same, and it's impossible to remove the dv/dt noise completely [2].…”

Section: Introductionmentioning

confidence: 99%