Proceedings of the 2016 4th International Conference on Electrical &Amp; Electronics Engineering and Computer Science (ICEEECS 2016
DOI: 10.2991/iceeecs-16.2016.124
|View full text |Cite
|
Sign up to set email alerts
|

A Review of Research on Traffic Modeling for NoC

Abstract: NoC (Network on Chip), as a promising interconnection infrastructure for MPSoC (Multi-Processor System-on-Chip), has been the research focus since its invention. Accurate traffic models are necessary to deplore the vast design space of NoC. In this paper, we survey the researching works on the traffic modeling of NoC by referring and comparing to the development pattern of the traffic models in packet-switched computer networks, and try to figure out the direction of the next step.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2019
2019
2019
2019

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 16 publications
0
0
0
Order By: Relevance