2017
DOI: 10.1080/02564602.2016.1265905
|View full text |Cite
|
Sign up to set email alerts
|

A Review on SEU Mitigation Techniques for FPGA Configuration Memory

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 19 publications
(4 citation statements)
references
References 28 publications
0
4
0
Order By: Relevance
“…Qualitative and quantitative comparison of techniques are also described in previously referenced contributions using similar (e.g., fault coverage, error coverage) but not always equivalent concepts with respect to IEC 61508 requirements for DC, thus not enabling a direct quantitative comparison of described techniques. Finally, an equivalent approach has been taken with respect to FPGA technology, where several research surveys [50,51,52] provide a comprehensive state-of-the-art of mitigation techniques, design standards and fault-tolerant methodologies for FPGAs.…”
Section: Discussionmentioning
confidence: 99%
See 1 more Smart Citation
“…Qualitative and quantitative comparison of techniques are also described in previously referenced contributions using similar (e.g., fault coverage, error coverage) but not always equivalent concepts with respect to IEC 61508 requirements for DC, thus not enabling a direct quantitative comparison of described techniques. Finally, an equivalent approach has been taken with respect to FPGA technology, where several research surveys [50,51,52] provide a comprehensive state-of-the-art of mitigation techniques, design standards and fault-tolerant methodologies for FPGAs.…”
Section: Discussionmentioning
confidence: 99%
“…FPGAs SRAM FPGAs use a configuration memory that defines the operations of the electronic circuit implemented by the FPGA. Different hardening techniques can be used to tolerate and mitigate soft and transient errors that could lead to a modification of the intended circuit implementation, e.g., redundancy, scrubbing, partial dynamic reconfiguration, combinations of the previous techniques [50,51,52]. On the other hand, antifuse based FPGAs provide higher reliability than SRAM FPGAs, but their higher cost and lack of reprogrammability limits their application outside the aerospace domain.…”
Section: Reliabilitymentioning
confidence: 99%
“…State machines can be hardened by assuring a lock-up-free behavior in case an invalid state is generated by SEE. 334 (ii) The qualification of components by accelerated and nonaccelerated irradiation tests in comparable radiation fields. The latter is the method of choice for the qualification of custom-off-the-shelf (COTS) components, which marks a popular approach in modern space system designs.…”
Section: Review Scitationorg/journal/rsimentioning
confidence: 99%
“…However, from the current domestic and international literature, the relevant research primarily focuses on hardening techniques and circuit-level SEE effects, such as SEE-resistant design and optimisation for Static Random-Access Memory (SRAM) and inverter chains [11][12][13][14][15][16].…”
Section: Introductionmentioning
confidence: 99%