1999 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM 1999). Conference Proceedings (Cat.
DOI: 10.1109/pacrim.1999.799569
|View full text |Cite
|
Sign up to set email alerts
|

A self-restored current-mode CMOS multiple-valued logic design architecture

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
12
0

Publication Types

Select...
4
3

Relationship

1
6

Authors

Journals

citations
Cited by 15 publications
(12 citation statements)
references
References 6 publications
0
12
0
Order By: Relevance
“…[4,5].They can be fundamentally categorized as current -Mode, voltage mode and mixed mode circuits. Several prototype chips ofcurrent-mode CMOS circuits have been fabricated, showing somewhat better performances compared to the corresponding binary circuit [6][7][8][9]. Even thoughcurrent-mode circuits have been popular and offer severalCMOS binary logic circuits from the perspective of dynamic switching activity.…”
Section: Design Techniquesmentioning
confidence: 99%
See 1 more Smart Citation
“…[4,5].They can be fundamentally categorized as current -Mode, voltage mode and mixed mode circuits. Several prototype chips ofcurrent-mode CMOS circuits have been fabricated, showing somewhat better performances compared to the corresponding binary circuit [6][7][8][9]. Even thoughcurrent-mode circuits have been popular and offer severalCMOS binary logic circuits from the perspective of dynamic switching activity.…”
Section: Design Techniquesmentioning
confidence: 99%
“…Voltage-mode circuits consume a large majority of power only during the logic level switching.Hence, voltagemode circuits do offer lesser power consumption which has been the key benefit of traditional CMOS binary logic circuits from the perspective of dynamic switching activity. [7][8][9][10][11][12] Quaternary logic (radix-4-valued) is chosen as the base radix. Using a quaternary radix offers all the benefits of MVL with the important advantage of being able to easily interface with traditional binary logic circuits.…”
Section: Design Techniquesmentioning
confidence: 99%
“…Therefore, it is unavoidable to restore the tabulated levels after a certain number of stages, unless the gates are self-restored type [12]. A new full-current mode CMOS-MVL restoration circuit is presented in [13].…”
Section: Introductionmentioning
confidence: 99%
“…A self-restored CMOS MVL design architecture and its variants were proposed in [1], [2]. The self-restored architecture is advantageous over the conventional operator-based MVL design schemes in many aspects in addition to self-restoration.…”
Section: Introductionmentioning
confidence: 99%
“…With the self-restored architecture, a binary logic synthesizer can be used for synthesis of MVL functions. An approach of using a binary logic synthesizer for MVL synthesis was discussed in [3]. A computer program was also developed to implement the approach.…”
Section: Introductionmentioning
confidence: 99%