A sliding IF receiver for mm-wave WLANs in 65nm CMOS

Bozzola, Stefano; Guermandi, Davide; Vecchi, Federico; Repossi, Matteo; Pozzoni, M.; Mazzanti, Andrea; Svelto, F.

doi:10.1109/cicc.2009.5280754

Cited by 11 publications

(12 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…It is implied by (1) that the real part of zin does not vary via frequency. In (2) demonstrates that it is clearly altered. The results coming from (1) might be afflicted with the drastic error in real part.…”

Section: Proposed Lnamentioning

confidence: 95%

“…Furthermore, different factors such as topology, technology, and bandwidth have been focused widely. Different topologies consisting of cascode, cascade, and differential have been used and considerable results have been achieved [1][2][3][4][5][6]. An LNA can be designed to operate at a particular frequency, which is called narrow-band, or to perform during a series of frequencies, which is called wideband [7][8][9][10].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

An Ultra-Low-Power 5 GHz LNA Design with Precise Calculation

Jobaneh¹

2019

AJNC

View full text Add to dashboard Cite

In this paper, an ultra-low-power low-noise amplifier (LNA) at 5GHz is proposed. The main focus is on precise computation of output impedance, input impedance, and gain of the LNA. The LNA is composed of a common-source LNA and a cascode LNA. In fact, the casode LNA can assist to have more stability by declining S12 considerably. Plus, it can be beneficial via increasing the gain of the second stage of the final LNA. In addition, in order to emphasize the significance of the meticulous calculations, the formulas calculated in this paper are compared with their counterparts in other papers. The combination of two different supply voltage is mentioned as an approach to bring down the power dissipation of the circuit. Simulation is performed by MATLAB, HSPICE, and Advanced Design System (ADS). TSMC 0.18 um CMOS process is used to evaluate the circuit. The LNA is analyzed with two different voltage supply 0.7 V and 0.9 V. The input matching (S11) is -14 dB and -16 dB for voltage supply 0.7 V and 0.9 V respectively. Plus, power dissipation, noise figure (NF), and gain (S21) are 532 µW, 944 µW, 1.25 dB, 1.05dB, 15dB, and 17dB for voltage supply 0.7 V and 0.9 V respectively.

show abstract

Section: Proposed Lnamentioning

confidence: 95%

Section: Introductionmentioning

confidence: 99%

An Ultra-Low-Power 5 GHz LNA Design with Precise Calculation

Jobaneh¹

2019

AJNC

View full text Add to dashboard Cite

show abstract

“…9. However, to be able to modulate the current, the feedback voltage needs to satisfy (4) where (5) is the common mode voltage at the gate of the tail transistor, is the transistor threshold voltage, is the feedback capacitance connected between the output and the gate of the tail transistor as shown in Fig. 7, is the input capacitance seen at the gate of the tail transistor and is the maximum oscillation amplitude.…”

Section: B 20 Ghz Vcomentioning

confidence: 99%

“…A sliding-IF one reduces the phase noise requirement and makes I/Q generation much easier. However, it requires more mixers, and LO leakage to IF can be problematic and can result in distortion [4]. On the other hand, a direct conversion architecture as shown in Fig.…”

mentioning

confidence: 99%

A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications

Musa

Murakami

Sato

et al. 2011

IEEE J. Solid-State Circuits

115

View full text Add to dashboard Cite

This paper proposes a 60 GHz quadrature PLL frequency synthesizer for the IEEE802.15.3c with wide tuning range and low phase noise. The synthesizer is constructed using a 20 GHz PLL that is coupled with a Quadrature Injection Locked Oscillator (QILO) as a frequency tripler to generate the 60 GHz signal. The 20 GHz PLL generates a signal with a phase noise that is lower than dBc/Hz using tail feedback to improve the phase noise while having a 17% tuning range. The proposed 60 GHz QILO uses a combination of parallel and tail injection to enhance the locking range by improving the QILO injection efficiency at the moment of injection and has a 12% tuning range. Both the 20 GHz PLL and the QILO were fabricated as separate chips using a 65 nm CMOS process and measurement results show a phase noise that is less than 95 dBc/Hz@1 MHz at 60 GHz while consuming 80 mW from a 1.2 V supply. To the author's knowledge this phase noise is about 20 dB better than recently reported QPLLs and about 10 dB compared to differential PLLs operating at a similar frequency and at a similar offset.

show abstract

“…In [8], a low-weight channel coding is proposed to reduce interferences that occur in such networks and in [9] a new MAC protocol is defined for these networks. Bigger wireless devices are using the 60 GHz band [10], [11] but due to their size their integration into distributed intelligent MEMS remains complex.…”

Section: A Advances In Wsn Technologies and Standardsmentioning

confidence: 99%

Towards Usage of Wireless MEMS Networks in Industrial Context

Minet

Bourgeois

2012

2012 Second Workshop on Design, Control and Software Implementation for Distributed MEMS

View full text Add to dashboard Cite

Industrial applications have specific needs which require dedicated solutions. On the one hand, MEMS can be used as affordable and tailored solution while on the other hand, wireless sensor networks (WSNs) enhance the mobility and give more freedom in the design of the overall architecture. Integrating these two technologies would allow more optimal solutions in terms of adaptability, ease of deployment and reconfigurability. The objective of this article is to define the new challenges that will have to be solved in the specific context of wireless MEMS networks applied to industrial applications. To illustrate the current state of development of this domain, two projects are presented: the Smart Blocks project and the OCARI project.

show abstract

A sliding IF receiver for mm-wave WLANs in 65nm CMOS

Cited by 11 publications

References 4 publications

An Ultra-Low-Power 5 GHz LNA Design with Precise Calculation

An Ultra-Low-Power 5 GHz LNA Design with Precise Calculation

A Low Phase Noise Quadrature Injection Locked Frequency Synthesizer for MM-Wave Applications

Towards Usage of Wireless MEMS Networks in Industrial Context

Contact Info

Product

Resources

About