2012 IEEE 30th VLSI Test Symposium (VTS) 2012
DOI: 10.1109/vts.2012.6231105
|View full text |Cite
|
Sign up to set email alerts
|

A SMT-based diagnostic test generation method for combinational circuits

Abstract: A diagnostic test pattern generator using a Satisfiability Modulo Theory (SMT) solver is proposed. Rather than targeting a single fault pair at a time, the proposed SMT approach can distinguish multiple fault pairs in a single instance. Several heuristics are proposed to constrain the SMT formula to further reduce the search space, including fault selection, excitation constraint, reduced primary output vector, and coneof-influence reduction. Experimental results for the ISCAS85 and full-scan versions of ISCAS… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Year Published

2013
2013
2016
2016

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 17 publications
(3 citation statements)
references
References 12 publications
0
3
0
Order By: Relevance
“…Diagnostic tests are generated by a diagnostic test generation procedure [22][23][24][25][26][27][28][29][30][31][32][33][34][35]. The goal of diagnostic test generation is to distinguish pairs of faults.…”
Section: Introductionmentioning
confidence: 99%
“…Diagnostic tests are generated by a diagnostic test generation procedure [22][23][24][25][26][27][28][29][30][31][32][33][34][35]. The goal of diagnostic test generation is to distinguish pairs of faults.…”
Section: Introductionmentioning
confidence: 99%
“…Production tests use fault detection tests and hence may have limited diagnosis resolution. To improve diagnosis resolution of tests used one can use diagnostic ATPGs [15]- [26] to generate test 978-1·4799-7597-6/15/$31.00 ©2015 IEEE sets to distinguish all pairs of distinguishable faults in one or more fault models. The sizes of such test sets tend to be considerably larger compared to fault detection test sets used as production tests.…”
Section: Introductionmentioning
confidence: 99%
“…In [4] stuck-at fault ATPG is used to generate test vector that distinguishes two faults by modifying the original circuit and inserting multiplexers at places where faults are present. [5] is a variation of [4] where Satisfiability Modulo Theory(SMT) is used to target multiple fault pairs in single iteration. Here corresponding to each gate there is a n-bit vector (n being the number of faults) which stores the response due to each fault.…”
Section: Introductionmentioning
confidence: 99%