2011 18th IEEE International Conference on Electronics, Circuits, and Systems 2011
DOI: 10.1109/icecs.2011.6122296
|View full text |Cite
|
Sign up to set email alerts
|

A solar battery charger with maximum power point tracking

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
9
0

Year Published

2012
2012
2023
2023

Publication Types

Select...
6
1

Relationship

4
3

Authors

Journals

citations
Cited by 11 publications
(10 citation statements)
references
References 4 publications
0
9
0
Order By: Relevance
“…As these blocks are used for both PMU and SIU, they are always active. In addition, a frequency-proportional 100nA BM current reference [10] is used for sensor interface circuit that is turned off when no sensing is in progress.…”
Section: System Architecturementioning
confidence: 99%
See 1 more Smart Citation
“…As these blocks are used for both PMU and SIU, they are always active. In addition, a frequency-proportional 100nA BM current reference [10] is used for sensor interface circuit that is turned off when no sensing is in progress.…”
Section: System Architecturementioning
confidence: 99%
“…Table 1 presents die area and simulated maximum power consumption of these common blocks. A current-starved ring oscillator [10] was used to generate 1MHz clock frequency. A fixed 10nA beta-multiplier (BM) current reference was used to bias the power management circuit.…”
Section: System Architecturementioning
confidence: 99%
“…A current-starved ring oscillator [5] has been used to generate 50 KHz clock frequency and a fixed 10nA betamultiplier (BM) current reference has been used to provide required bias current for battery charger and LD blocks. As these circuits are always active, they have been designed as ULP circuits working in weak inversion to minimize their average power consumption.…”
Section: Common Blocksmentioning
confidence: 99%
“…If V bat is not high enough, these blocks are activated with a lower duty cycle to minimize average power consumption. The power consumption and speed of digital circuits are reduced by reconfiguring the frequency in the used current-starved oscillator [41]. At the same time, in ultra-low power analog circuits, such as the discrete time incremental ADC that has been used for sensor interfacing, bias currents should be high enough to guarantee correct operation at the target clock frequency.…”
Section: Energy Harvesting and Power Managementmentioning
confidence: 99%
“…When reducing the clock frequency the bias currents in the sensor interface circuit are scaled down dynamically to further reduce the power consumption of analog circuits. A switched-capacitor beta-multiplier (SCBM) current source that generates frequency-proportional bias currents is used for this purpose [41]. In addition, a fixed 10 nA beta-multiplier (BM) current reference provides the required bias currents for clock generation and LD blocks.…”
Section: Energy Harvesting and Power Managementmentioning
confidence: 99%