2010 17th IEEE International Conference on Electronics, Circuits and Systems 2010
DOI: 10.1109/icecs.2010.5724727
|View full text |Cite
|
Sign up to set email alerts
|

A spatially reconfigurable fast differential interface for a wafer scale configurable platform

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Year Published

2011
2011
2016
2016

Publication Types

Select...
2
1
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 5 publications
0
3
0
Order By: Relevance
“…According to post layout simulations, the proposed architecture supports a data rate of 2.5 Gbps with 200 mV of voltage swing. More details on the internal architecture can be found in (Valorge, Blaquière & Savaria, 2010).…”
Section: Prototypes Of the Waferboard™: Three Implemented Test Chipsmentioning
confidence: 99%
“…According to post layout simulations, the proposed architecture supports a data rate of 2.5 Gbps with 200 mV of voltage swing. More details on the internal architecture can be found in (Valorge, Blaquière & Savaria, 2010).…”
Section: Prototypes Of the Waferboard™: Three Implemented Test Chipsmentioning
confidence: 99%
“…According to post layout simulations, the proposed architecture supports a data rate of 2.5 Gbps with 200 mV of voltage swing. More details on the internal architecture can be found in (Valorge, Blaquière & Savaria, 2010). Fig.…”
Section: Prototypes Of the Waferboard™: Three Implemented Test Chipsmentioning
confidence: 99%
“…16. Second test chip silicon die layout (Valorge, Blaquière & Savaria, 2010). As part of this project, a third test chip was fabricated.…”
Section: Prototypes Of the Waferboard™: Three Implemented Test Chipsmentioning
confidence: 99%