2013 IEEE International Conference on Acoustics, Speech and Signal Processing 2013
DOI: 10.1109/icassp.2013.6638112
|View full text |Cite
|
Sign up to set email alerts
|

A sub-100-milliwatt dual-core HOG accelerator VLSI for real-time multiple object detection

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
22
0

Year Published

2014
2014
2020
2020

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 26 publications
(22 citation statements)
references
References 10 publications
0
22
0
Order By: Relevance
“…This design can process 1080HD video at 60 fps, with total power consumption of 45.3 mW at a supply voltage of 0.72V. Although this work supports multiscale detection, its energy per pixel is less than the single scale detector reported in [9] and on-chip memory size is only 0.538 Mbit.…”
Section: Hardware Complexitymentioning
confidence: 94%
See 4 more Smart Citations
“…This design can process 1080HD video at 60 fps, with total power consumption of 45.3 mW at a supply voltage of 0.72V. Although this work supports multiscale detection, its energy per pixel is less than the single scale detector reported in [9] and on-chip memory size is only 0.538 Mbit.…”
Section: Hardware Complexitymentioning
confidence: 94%
“…In [6], HOG-based detector is implemented on an FPGA and can process 1080HD (1920脳1080 pixels) at 30 fps with a single scale support. An ASIC version of this design is presented in [9] with dual cores to enable voltage scaling down to 0.7 V with power consumption of 40.3mW for 1080HD at 30 fps. In [5], the detector is implemented on an FPGA and can process 1080HD at 64 fps multi-scale support by time-multiplexing 18 scales across 3 successive frames.…”
Section: Previous Workmentioning
confidence: 99%
See 3 more Smart Citations